process (clk, rst)
begin 
	if rst = ‘1’ then 
		reg <= ‘0’;
	elsif clk = ‘1’ and clk’rising then
		reg <= reg_in;
	end if;
end process;